

**Amendments to the Specification:**

Please replace the paragraph beginning at page 1, line 5, with the following rewritten paragraph:

B1  
This application relates to the following commonly assigned co-pending applications entitled: "High-Speed Interconnection Adapter Having Automated Lane De-Skew," Serial No. 09/596,980, filed June 20, 2000, now U.S. Patent No. 6,690,757, issued February 10, 2004, Attorney Docket No. 1662-28900; and "High-Speed Interconnection Link Having Automated Lane Reordering," Serial No. 09/597,190, filed June 20, 2000, Attorney Docket No. 1662-29000.

Please replace the paragraph beginning at page 17, line 9, with the following rewritten paragraph:

B2  
Figure 8 shows a block diagram of an adapter 800 configured to convert signals transmitted to and received from a physical link 820. The adapter may be coupled to or otherwise form a part of a port and/or a channel adapter. The adapter 800 is coupled to differential wires or traces 810 in the physical link. Differential signals received from the physical link 820 are detected by a lane receiver 830 (referred to as "LR") that converts the differential signals to a bit stream that is sent to a 10B/8B decoder 850. The decoder converts the 10 bit words received from the individual lanes into 8 bit words that are directed to the FIFO buffers 870. In an alternative embodiment, the FIFO buffers 870 may precede the 10B/8B decoders. After the 10B/8B decoders and FIFO buffers, the 8-bit words are synchronously clocked into a multiplexer or other suitable logic device 880 to reconstruct a single byte stream from the individual byte streams. The byte stream is then sent to a local interface 805 for transmission to the local device 815.

Please replace the paragraph beginning at page 17, line 20, with the following rewritten paragraph:

B3  
cont  
The adapter 800 may also convert signals for transmission to a physical link 820. A byte stream from a local device 815 is detected and transmitted to a

Appl. No.: 09/597,192  
Amdt. dated May 26, 2004  
Reply to Office action of February 26, 2004

B3  
concl

demultiplexer 890 that stripes bytes from the single byte stream across a number of individual byte streams. Figure 8 depicts four lanes in the physical link, but this quantity may be different and may depend on whether the link is coupled to a single channel adapter. The individual byte streams are then coded by the 8B/10B encoders 860 and the resulting bit streams are delivered to lane adapters 840 (referred to as "LA") which convert the bit streams to differential signals for transmission across wire pairs or traces 810 in the physical link 820.

---